

### SIDDHARTH GROUP OF INSTITUTIONS:: PUTTUR

Siddharth Nagar, Narayanavanam Road – 517583

## **QUESTION BANK (DESCRIPTIVE)**

**Subject with Code :** Digital Logic Design(19CS0503) Course & Branch: B.Tech - CSE

Year &Sem: I-B.Tech& II-Sem

### <u>UNIT –I</u>

Binary Systems&Boolean Alegebra		
1. a) Convert the following numbers	(L5) (6M)	
$i)(41.6875)_{10}$ to Hexadecimal number $ii)(11001101.0101)_2$ to base-8 and base-4		
iii) $(4567)_{10}$ to base2		
b) Subtract (111001) <sub>2</sub> from (101011) using 2's complement?	(L5) (6M)	
2. Prove the following identities:		
<ul><li>2. Prove the following identities:</li><li>(i) A' B' C' + A' B C' + A B' C' + A B C' = C'.</li></ul>	(L5)(6M)	
(ii) A B + A B C + A' B + A B' C = B + A C.	(L5)(6M)	
(11) AB ABOA BABO - BAAO.	(L3)(0IVI)	
3. a)Convert the following numbers	(L5) (3M)	
i) $(AB)_{16} = ( )_2 $ ii) $) (1234)_8 = ( )_{16} $ iii) $(101110.01)_2 = ( )_8$		
b) Convert the following to binary and then to gray code (AB33) <sub>16</sub>	(L5)(4M)	
c) Perform the following Using BCD arithmetic (7129) $_{10}$ + (7711) $_{10}$	(L5)(5M)	
4 Reduce the following Boolean Expressions to the indicated number of literals:	~ ~	
(a) A'C'+ABC+AC'+AB' to two literals.	(L6)(4M)	
(b) (X'Y'+Z')+Z+XY+WZ to three literals.	(L6)(4M)	
(c) A'B(D'+CD)+B(A+A'CD) to one literal.	(L6)(4M)	
5. Explain the Binary codes with examples?	(L2) (10M)	
6 Explain about complements with examples?	(L2) (10M) $(L2) (10M)$	
7 a)Simplify the Boolean expressions to minimum number of literals	(L6) (6M)	
i) $X' + XY + XZ' + XYZ'$ ii) $(X+Y)(X+Y')$	(20) (01.1)	
b) Obtain the Complement & Dual of Boolean Expression	(L5) (6M)	
i) $A+B+A'B'C$ ii) $AB+A(B+C)+B'(B+D)$		
8 Convert the following	(L6)(12M)	
a)(1AD) ( ) b) (452) ( ) a) (10110011) ( ) 4) (5426) ( )		
a) $(1AD)_{16}=()_{10}$ b) $(453)_8=()_{10}$ c) $(10110011)_2=()_{10}$ d) $(5436)_{10}=()_{16}$		
9 a) Convert the given expression in standard POS form: $Y = (A + B) (B + C) (A + C) (L6) (6M)$		

b)Convert the following numbers

(L6)(6M)

i) 
$$(615)_{10} = ( )_{16}$$
 ii)  $) (214)_{10} = ( )_{8}$  iii)  $(0.8125)_{10} = ( )_{2}$  iv)  $(658.825)_{10} = ( )_{8}$  v)  $(54)_{10} = ( )_{2}$ 

- 10 a) Express the Boolean function F=A+B'C as a sum of minterms. (L1) (6M)
  - b) Convert the given expression in standard POS form: Y=A(A+B+C)(L6) (6M)

#### UNIT -II

#### **Gate Level Minimization**

- 1. Simplify the following Boolean expression using K-MAP and implement using NAND gates. F(W,X,Y,Z) = XYZ+WXY+WYZ+WXZ(L6) (12M)
- K-MAP  $F(A,B,C,D) = \sum m(1,2,3,8,9,10,11,14)$ 2. Simplify the Boolean expression using +d(7,15)(L6) (12M)
- 3. Simplify the Boolean expression using K-map and implement using NAND gates

$$F(A,B,C,D) = \sum m(0,2,3,8,10,11,12,14)$$

- (L6) (12M)
- 4. Reduce the expression  $f(x,y,z,w) = \pi M(0,2,7,8,9,10,11,15)$  d (3,4) using K-Map? (L6) (12M)
- 5. Simplify the Boolean expression using K-map? (L6)(12M) $F(A,B,C,D,E) = \sum m(0,1,4,5,16,17,21,25,29)$
- 6. Obtain the minimal product of sums and design using NAND gates (L1)(12M) $F(A,B,C,D) = \sum m(0,2,3,6,7) + d(8,10,11,15)$
- 7. Explain NAND-NOR implementations? (L2)(12M)
- 8. a) Design the circuit by Using NAND gates F= ABC'+ DE+ AB'D' (L6) (6M)
  - b) Design the circuit by Using NOR gates F=(X+Y). (X'+Y'+Z')(L6) (6M)
- 9. Simplify the Boolean expression using K-MAP (L6)(12M)

 $F(A,B,C,D,E) = \sum m(0,2,4,6,9,11,13,15,17,21,25,27,29,31)$ 

10. Simplify the Boolean expression using K-MAP (L6)(12M)

 $F(A,B,C,D) = \pi M (3,5,6,7,11,13,14,15) .d(9,10,12)$ 

# <u>UNIT –III</u>

# **Combinational Logic**

1. Draw and explain the working of a Carry- Look ahead adder?	(L2) (12M)	
2. A)Implement the following Boolean function using 8:1 multiplexer	(L5) (6M)	
F(A, B, C, D) = A'BD' + ACD + A'C'D + B'CD		
B) Explain about parallel adder?	(L2)(6M)	
3. A) Explain Design Procedure of combinational circuits?	(L2) (6M)	
B) Explain Full binary subtractor in detail?	(L2) (6M)	
4. Design the combinational circuit binary to gray code?	(L5) (12M)	
5. A)Explain about Binary Half Adder?	(L2) (6M)	
B)Design and draw a full adder circuit.	(L5) (6M)	
6. A)Implement the following Boolean function using 8:1 multiplexer	(L5)(6M)	
$F(A,B,C.D) = \Sigma \mathbf{M}(0,1,2,5,7,8,9,14,15)$		
B) Explain about Decimal Adder?	(L2) (6M)	
7. A)Design a 4 bit adder-subtractor circuit and explain the operation in detail?	(L5) (6M)	
B) Explain the functionality of a Multiplexer?	(L2) (6M)	
8. Implement BCD to 7-segment decoder for common anode using 4:16 decoder?	(L5) (12M)	
9. A)Design a 4 bit binary parallel subtractor and the explain operation in detail?	(L5) $(6M)$	
B) Design the combinational circuit of Binary to Excess-3 code convertor?	(L5) $(6M)$	
10. A) What is combinational circuits and explain analysis and design procedure of combin		
circuits B) Explain about Priority encoder?	(L1)(6M) (L2) (6M)	
B) Emplain about Profity encoder.	(22) (01/1)	
<u>UNIT –IV</u>		
Synchronous Sequential Logic	(3.0)	
1. A) Explain the Logic diagram of JK flip-flop?	(L2) (6M)	
B) Write difference between Combinational & Sequential circuits?	(L5) (6M)	
2. A) Explain the Logic diagram of SR flip-flop?	(L2) $(6M)$	
B) Design and draw the 3 bit up-down synchronous counter?	(L5) $(6M)$	
3. A) Draw and explain the operation of D Flip-Flop?	(L2) $(6M)$	
B) Explain about Shift Registers?	(L2) $(6M)$	
4. A) Draw and explain the operation of T Flip-Flop?	(L5) $(6M)$	
B) Explain about Ring counter?	(L2) (6M)	
5. A) Explain about ripple counter?	(L2) (6M)	

B) What is state assignment? Explain with a suitable example?	(L1) (6M)	
6. Explain the working of the following	(L2 & L5) (12M)	
i) J-K flip-flop		
ii) S- R flip-flop		
iii) D flip-flop		
7. Explain the design of a 4 bit binary counter with parallel load in detail?	(L2) (12M)	
8. What is race-around condition? How does it set eliminate is a Master –slave J-K flip-flop? (L1)(12M)		
9. A) Explain synchronous and ripple counters compare their merits and demerits?	(L2) (6M)	
B) Design a 4 bit binary synchronous counters with D-flip flop?	(L5)(6M)	
<ul><li>10.a)Write the truth table of clocked T-Flip Flop?</li><li>b) Write the differences between latches and flip flops?</li><li>c) Write the differences between synchronous and asynchronous counters?</li></ul>	(L1)(4M) (L1)(4M) (L1)(4M)	
<u>UNIT -V</u>		
Memory and Programmable Logic		
<ol> <li>Explain about Error correction &amp; Detection Codes with examples?</li> <li>A) Write short notes on PLA.</li> </ol>	(L2) (12M) (L5) (4M)	
B) Implement the following Boolean function using PLA:	(L5) (4M)	
$F1(A,B,C)=\Sigma m(3,5,6,7)$ $F2(A,B,C)=\Sigma m(0,2,4,7)$		
3. Implement the following function using PLA	(L5)(12M)	
$A(x,y,z)=\sum m(1,2,4,6) B(x,y,z)=\sum m(0,1,6,7) C(x,y,z)=\sum m(2,6)$ 4.Design a Combinational circuit using PAL by considering the following Boolean		
Functions given in sum of minterms:	(L5)(12M)	
$W(A,B,C,D)=\Sigma M(2,12,13)$ $X(A,B,C,D)=\Sigma m(7,8,9,10,11,12,13,14,15)$		
$X(A,B,C,D)=\Sigma(0,2,3,4,5,6,7,8,10,11,15)$ $Y(A,B,C,D)=\Sigma(0,2,3,4,5,6,7,8,10,11,15)$		
$Z(A,B,C,D)=\Sigma(1,2,8,12,13)$	(I.5)(12M)	
5. What is memory decoding? Explain about the construction of 4 X 4 RAM?	(L5)(12M) (L1 &L2) (12M)	
6. Construct the PROM using the conversion from BCD code to Excess-3 code?	(L3)(12M)	
7. Implement the following functions using PLA. $A(x,y,z) = \sum m(1,2,4,6) \ B(x,y,z) = \sum m(0,1,6,7) \ c(x,y,z) = \sum m(2,6)$	(L5)(12M)	
8. Construct the PLA using the conversion from BCD code to Excess-3 code?	(L3)(12M)	
9. A) Write difference between PROM ,PLA &PAL?	(L5) (6M)	
B) Implement the following Boolean expressions using ROM $F1(A,B,C)=\Sigma(m(0,2,4,7)$	(L5)(6M)	
$F2(A,B,C)=\Sigma m(1,3,5,7)$		
10.A)What is ROM?List the different types of ROMs.	(L1&L4) (6M)	
B )Implement following Boolean functions using PLA $F1(A,B,C)=\Sigma m(0,1,3,5)$ and $F2(A,B,C)=\Sigma m(0,3,5,7)$	(L5) (6M)	